EasyChair Preprint

№ 14901

Area-Efficient Full Adder Architectures: Exploring Compact Full Adder Designs Using SRL and GDI

Ayuns Luz and Harold Jonathan

September 16, 2024

Area-Efficient Full Adder Architectures: Exploring compact full adder designs using SRL and GDI

Ayuns Luz, Harold Jonathan

Date:2024

Abstract

Area-efficient full-adder architectures are crucial for modern digital circuits, particularly in space-constrained applications such as portable devices and low-power systems. This paper explores two promising approaches for compact full adder designs: Shift Register Logic (SRL) and Gate Diffusion Input (GDI). Both techniques aim to reduce transistor count, power consumption, and circuit complexity while maintaining high performance.

The SRL-based full adder leverages the inherent compactness of shift registers, minimizing area by reducing the number of logic gates required for sum and carry generation. Meanwhile, GDI-based full adders focus on optimizing transistor-level design by utilizing a simpler and more efficient gate structure, enabling significant reductions in power and area compared to traditional CMOS full adders.

Through a detailed analysis of both architectures, we evaluate their trade-offs in terms of area efficiency, power consumption, and delay. Additionally, we propose potential hybrid approaches that combine the advantages of SRL and GDI, paving the way for even more compact and efficient full adder designs. The results demonstrate that both SRL and GDI offer significant improvements over conventional designs, making them viable candidates for use in future low-power and high-performance VLSI systems.

Introduction

1.1 Background on Full Adders

Full adders are fundamental components in digital circuits, playing a crucial role in arithmetic operations within processors and various digital systems. A full adder accepts three inputs—two significant bits and a carry-in—and produces a sum and a carry-out. Its ability to handle binary addition makes it an essential building block

in arithmetic logic units (ALUs), multipliers, and other digital computation modules. Given its widespread use, optimizing the design of full adders is critical for enhancing the overall efficiency of digital systems.

1.2 Design Challenges

Traditional full adder designs, typically based on CMOS technology, face several design challenges. The primary concerns are area, power consumption, and delay. Conventional CMOS-based full adders often require a significant number of transistors, leading to increased chip area and power usage. Furthermore, as technology scales down, these designs struggle to maintain efficiency due to increased leakage currents and performance degradation. Balancing these factors while achieving compact and efficient designs remains a critical challenge in VLSI circuit design.

1.3 Motivation for SRL and GDI Techniques

Recent advancements in design methodologies have introduced new techniques to address these challenges. Shift Register Logic (SRL) and Gate Diffusion Input (GDI) are two such innovative approaches that offer promising solutions for creating more area-efficient full adders.

Shift Register Logic (SRL) simplifies circuit design by utilizing the shift register principle to minimize logic gate requirements. This results in a reduction in transistor count and area, making SRL a compelling choice for space-constrained applications.

Gate Diffusion Input (GDI), on the other hand, introduces a novel transistor configuration that reduces the complexity of logic gates. By optimizing the gate diffusion process, GDI achieves significant power savings and area reductions compared to traditional CMOS designs.

The exploration of SRL and GDI in full adder designs aims to leverage these techniques' strengths to create compact, efficient, and high-performance circuits. This paper investigates these approaches, comparing their effectiveness in terms of area, power consumption, and overall design efficiency. By understanding and applying these advanced methodologies, we can address the limitations of conventional designs and contribute to the development of more efficient digital systems.

Benefits of Compactness, Low Power Consumption, and Ease of Integration

1. Compactness

Reduced Chip Area: Compact designs, achieved through techniques like SRL and GDI, minimize the number of transistors and logic gates needed. This reduction in physical space allows for a higher density of components on a single chip, which is crucial for modern integrated circuits where space is at a premium.

Enhanced Performance: Smaller area designs can lead to faster signal propagation and reduced delay times. This is because shorter interconnects and fewer logic gates can decrease the distance signals need to travel, improving overall circuit speed.

Cost Efficiency: With reduced chip area, the cost per chip decreases. Manufacturing fewer transistors and utilizing less silicon translates to lower production costs, making the overall system more economical.

2. Low Power Consumption

Extended Battery Life: For portable and battery-powered devices, lower power consumption directly translates to longer battery life. Compact and efficient designs consume less power, which is particularly beneficial for mobile devices, wearables, and IoT sensors.

Thermal Management: Lower power consumption reduces the amount of heat generated by the circuit. This lessens the need for extensive cooling systems and thermal management, contributing to overall system reliability and longevity.

Environmentally Friendly: Reduced power consumption contributes to energy efficiency and can lead to a lower carbon footprint. This aligns with the growing emphasis on sustainable and eco-friendly technology.

3. Ease of Integration

Simplified Layout: Compact designs often result in simpler layouts with fewer interconnections between components. This simplifies the integration process, reducing the likelihood of errors and making the design and fabrication process more manageable.

Increased Design Flexibility: With smaller and more efficient full adders, designers can fit more functionality into a given area, allowing for more complex systems and features to be integrated on a single chip.

Compatibility with Advanced Technologies: Compact and efficient designs are more easily adaptable to emerging technologies and advanced fabrication processes. This ensures that new designs can be seamlessly integrated with existing systems and future technology nodes.

In summary, the benefits of compactness, low power consumption, and ease of integration significantly enhance the performance, cost-efficiency, and environmental impact of digital systems. These advantages are crucial in addressing the demands of modern electronics and contribute to the development of more advanced and sustainable technology.

Full Adder Fundamentals

2.1 Overview of Full Adder Functionality

A full adder is a digital circuit that performs binary addition on three input bits: two significant bits and a carry-in bit. It produces two outputs: a sum and a carry-out. The full adder is a fundamental building block in arithmetic operations used in various digital systems, including processors and computational units.

CMOS-Based Full Adder Components:

XOR Gates: Used to compute the sum output. Typically, two XOR gates are required: one for the intermediate sum and another for the final sum.
AND Gates: Used to calculate intermediate carry bits.
OR Gates: Used to combine intermediate carry bits to produce the final carry-out.
Structure:

Sum Calculation: The sum is generated by combining the outputs of XOR gates.
Carry Calculation: The carry-out is produced by combining outputs from AND and OR gates.
Limitations:

Area: Traditional CMOS full adders require multiple transistors and logic gates, leading to larger chip area.
Power Consumption: More transistors and gates lead to higher power consumption due to increased switching activity.
Speed: The propagation delay through multiple gates can affect the overall speed of the full adder.

2.3 Need for Optimization

Given the constraints of area, power, and speed in traditional full adder designs, there is a need for more compact and efficient architectures. The design challenges include:

Reducing Transistor Count: Fewer transistors lead to a smaller area and reduced power consumption.
Minimizing Power Consumption: Efficient designs help in lowering energy usage, which is crucial for battery-operated devices.
Improving Speed: Faster circuit performance requires optimized designs to minimize propagation delay.
By addressing these challenges, new design techniques like SRL and GDI aim to enhance the efficiency of full adder circuits while meeting the demands of modern digital systems.

SRL-Based Full Adder Architecture

3.1 Introduction to SRL (Shift Register Logic)
Shift Register Logic (SRL) is a technique that leverages the principles of shift registers to simplify and optimize digital circuit designs. Shift registers are used for storing and shifting data, and their inherent characteristics can be utilized to minimize logic complexity and transistor count in various applications, including full adders.

Key Concepts:

Shift Registers: Sequential circuits used to store and shift data in a series of registers. They provide efficient data handling by enabling parallel or serial data processing.
Logic Minimization: SRL reduces the number of logic gates needed by using shift registers to handle intermediate results, thereby simplifying the overall circuit design.
3.2 SRL in Full Adder Design
Incorporating SRL into full adder design involves using shift register principles to reduce the complexity of the circuit. This can be achieved by optimizing the computation of the sum and carry-out using fewer logic elements.

Design Methodology:

Shift Register Utilization: By leveraging shift registers, the SRL-based full adder minimizes the need for multiple logic gates. The shift register can handle intermediate carry computations, reducing the overall gate count.
Logic Simplification: The use of SRL simplifies the addition operation by reducing the number of required XOR, AND, and OR gates. This results in a more compact design with fewer transistors.
Circuit Design:

Sum Calculation: The sum output is computed using a simplified logic configuration that integrates the shift register's capabilities. This can involve fewer XOR gates by efficiently managing the intermediate results.
Carry Calculation: The carry-out is computed using optimized logic that reduces the number of AND and OR gates required. Intermediate carries are handled by the shift register, simplifying the final carry computation.

3.3 Area and Power Efficiency

The SRL-based full adder architecture offers significant benefits in terms of area and power efficiency:

Reduced Transistor Count: By minimizing the number of logic gates and utilizing shift registers, SRL-based designs reduce the overall transistor count. This leads to a smaller chip area and lower manufacturing costs.
Lower Power Consumption: Fewer transistors and gates result in reduced power consumption. The SRL-based full adder operates with lower switching activity, contributing to energy savings.
Compact Design: The compactness of the SRL-based full adder allows for higher density integration on a chip, making it suitable for space-constrained applications.

3.4 Challenges in SRL Design

While SRL-based full adders offer several advantages, there are also challenges that need to be addressed:

Complexity of Implementation: Designing and implementing SRL-based full adders requires careful consideration of shift register configurations and logic optimization. The design process can be more complex compared to traditional CMOS designs.
Performance Trade-offs: While SRL-based designs offer area and power benefits, there may be trade-offs in terms of speed and timing. The shift register's operation and its interaction with other logic elements must be carefully managed to ensure optimal performance.
Integration Issues: Integrating SRL-based full adders into existing systems may require adjustments to accommodate the unique design characteristics of shift registers. Compatibility with other circuit elements and technologies must be considered.
Optimization Strategies:

Design Tools: Use advanced design tools and simulation software to optimize SRL-based full adder designs and address potential performance issues.
Hybrid Approaches: Combine SRL with other design techniques, such as GDI, to further enhance efficiency and address any limitations in speed or performance.

Overall, the SRL-based full adder architecture provides a compelling approach to achieving area-efficient and low-power designs by leveraging shift register principles. Addressing the associated challenges and optimizing the design can lead to significant improvements in digital circuit performance and integration.

GDI-Based Full Adder Architecture

4.1 Introduction to GDI (Gate Diffusion Input)

Gate Diffusion Input (GDI) is a novel design technique used in VLSI circuits to achieve greater efficiency in terms of power, area, and speed. The GDI technique simplifies the transistor-level design by utilizing a more efficient gate configuration compared to traditional CMOS logic. This approach allows for reduced transistor count and improved circuit performance.

Key Concepts:

Gate Diffusion Input (GDI): A design technique where the gate, source, and drain terminals of transistors are connected in a manner that simplifies the logic gate implementation. GDI utilizes fewer transistors to achieve the same logical functions as conventional CMOS designs.

Transistor Configuration: GDI gates are implemented using a combination of NMOS and PMOS transistors with a shared diffusion region, leading to significant reductions in area and power consumption.

4.2 GDI in Full Adder Circuits

Applying GDI to full adder design involves reconfiguring the traditional CMOS logic gates to use GDI techniques, thereby reducing the number of transistors and optimizing circuit performance.

Design Methodology:

Gate Configuration: GDI-based full adders use a specific configuration of NMOS and PMOS transistors to implement XOR, AND, and OR functions efficiently. This configuration results in a simpler and more compact logic structure.

Logic Implementation: The basic operations of a full adder—sum and carry-out—are implemented using fewer transistors. For instance, a GDI XOR gate requires fewer transistors than a traditional CMOS XOR gate, and similar reductions are achieved for AND and OR gates.

Circuit Design:

Sum Calculation: The sum output is computed using GDI XOR gates, which are more compact and require fewer transistors than CMOS XOR gates. This results in a smaller area and lower power consumption.
Carry Calculation: The carry-out is computed using GDI AND and OR gates. The reduced transistor count in these gates contributes to lower power consumption and faster operation compared to CMOS-based designs.

4.3 Advantages of GDI Full Adder Design

GDI-based full adders offer several notable advantages:

Reduced Transistor Count: GDI gates use fewer transistors compared to traditional CMOS gates, leading to a more compact full adder design. This reduction in transistor count results in a smaller chip area.
Lower Power Consumption: Fewer transistors and reduced switching activity lead to lower power consumption. This is particularly beneficial for battery-operated and energy-sensitive applications.
Improved Performance: GDI-based full adders typically exhibit faster operation due to reduced gate delays. The simpler transistor configuration reduces the propagation delay through the circuit.

4.4 Challenges in GDI Design

Despite its benefits, GDI-based full adder design also presents certain challenges:

Noise Margin: GDI circuits may have lower noise margins compared to CMOS circuits due to the simplified gate structure. This can impact the reliability of the design, especially in high-speed or noisy environments.
Fabrication Complexity: The implementation of GDI gates may introduce additional complexity in the fabrication process. Ensuring compatibility with existing manufacturing processes and technologies is crucial.
Voltage Swing: The reduced transistor count in GDI circuits can lead to lower voltage swings, which might affect the signal integrity. Careful design and optimization are needed to address this issue.
Optimization Strategies:

Design Optimization: Use design tools and simulation software to optimize GDI-based full adder designs and ensure they meet performance and reliability requirements.
Hybrid Approaches: Consider combining GDI with other design techniques, such as SRL, to enhance overall efficiency and address any limitations in power consumption, speed, or noise margin.
In summary, GDI-based full adder architectures offer a promising approach to achieving compact, low-power, and high-performance designs by leveraging the

efficiency of the GDI technique. Addressing the associated challenges through careful design and optimization can lead to significant improvements in digital circuit performance and integration.

Comparative Analysis: SRL vs. GDI-Based Full Adders

In evaluating area-efficient full adder architectures, it is essential to compare the SRL (Shift Register Logic) and GDI (Gate Diffusion Input) approaches to understand their respective strengths and limitations. This comparative analysis focuses on three key aspects: area efficiency, power consumption, and speed.

5.1 Area Efficiency
SRL-Based Full Adders:

Transistor Count: SRL-based designs generally reduce the number of transistors required by utilizing shift registers to manage intermediate results. This leads to a more compact circuit.
Layout Complexity: SRL simplifies the layout by reducing the need for multiple logic gates. The use of shift registers allows for efficient space utilization on the chip.
Area Reduction: SRL-based full adders typically achieve a smaller chip area compared to traditional CMOS designs, though the exact reduction depends on the implementation details.
GDI-Based Full Adders:

Transistor Count: GDI gates use fewer transistors than their CMOS counterparts for the same logical functions. This results in a highly compact design with fewer overall transistors.
Layout Complexity: GDI reduces the complexity of individual gates, leading to a more streamlined circuit layout.
Area Reduction: GDI-based full adders often show a greater reduction in area compared to both traditional CMOS and SRL-based designs, thanks to the efficient transistor configuration.
5.2 Power Consumption
SRL-Based Full Adders:

Power Efficiency: SRL designs reduce power consumption by minimizing the number of active transistors and gates. Shift registers, which handle intermediate calculations, contribute to lower overall power usage.
Leakage Currents: The power savings are significant, though leakage currents and other non-idealities must be managed to maintain efficiency.
GDI-Based Full Adders:

Power Efficiency: GDI circuits are highly efficient in terms of power consumption due to the reduced number of transistors and simplified logic gates. Fewer transistors mean less power is needed for switching activities.
Leakage Currents: GDI designs also benefit from lower leakage currents compared to traditional CMOS designs, further contributing to reduced power consumption.
5.3 Speed Performance
SRL-Based Full Adders:

Propagation Delay: The use of shift registers in SRL-based designs can introduce some delay due to the additional stages required for computation. However, the overall delay is often minimized by optimizing the shift register configuration.
Speed Trade-offs: While SRL designs are efficient, there may be trade-offs in speed compared to GDI designs, depending on the specific implementation and design parameters.
GDI-Based Full Adders:

Propagation Delay: GDI-based full adders typically offer lower propagation delay due to the reduced number of transistors and simpler gate structures. This results in faster signal processing and improved circuit speed.
Speed Advantages: GDI designs generally exhibit superior speed performance compared to both traditional CMOS and SRL-based designs, making them suitable for high-speed applications.
5.4 Overall Design Efficiency
SRL-Based Full Adders:

Pros: Significant reductions in area and power consumption, with relatively compact designs. Effective for applications where space is constrained, and moderate speed performance is acceptable.
Cons: Potential trade-offs in speed and implementation complexity. Requires careful design to balance area, power, and performance.
GDI-Based Full Adders:

Pros: Superior area and power efficiency with excellent speed performance. Suitable for high-performance and energy-efficient applications where speed is critical.
Cons: Potential issues with noise margins, voltage swings, and fabrication complexity. Requires careful design to address these challenges and ensure reliability.

Conclusion

Both SRL and GDI offer distinct advantages for area-efficient full adder designs. SRL-based designs excel in reducing area and power consumption through efficient logic minimization using shift registers, while GDI-based designs provide superior power efficiency, area reduction, and speed performance through simplified transistor configurations. The choice between SRL and GDI depends on the specific requirements of the application, including design constraints, performance goals, and manufacturing considerations.

Future Directions

6.1 Hybrid Architectures

Combining SRL and GDI techniques could lead to even more compact and efficient full adder designs. Hybrid architectures aim to leverage the strengths of both methodologies to overcome their individual limitations.

Integration of SRL and GDI: By integrating SRL's ability to minimize logic gate complexity with GDI's efficient transistor configuration, designers could develop full adders that benefit from both reduced area and power consumption while maintaining high-speed performance.
Adaptive Design Techniques: Employ adaptive design strategies that dynamically adjust between SRL and GDI configurations based on the specific operational requirements and conditions, optimizing performance in real-time.

6.2 Scaling and Technology Adaptation

As technology nodes continue to shrink, adapting SRL and GDI techniques to advanced fabrication processes will be essential.

Advanced Technology Nodes: Investigate how SRL and GDI-based full adders perform at smaller technology nodes (e.g., 7nm, 5nm, or beyond). This includes addressing challenges related to increased leakage currents, variability, and the impact of process variations.
Emerging Fabrication Technologies: Explore the compatibility of SRL and GDI with emerging technologies such as FinFETs, Tunnel FETs, or Carbon Nanotube FETs (CNTFETs), which may offer additional performance and efficiency benefits.

6.3 Applications in Emerging Technologies

Future research should focus on the application of SRL and GDI-based full adders in cutting-edge technologies and systems.

AI and Machine Learning Processors: Develop and optimize full adder designs for AI and machine learning accelerators, where efficiency and performance are critical. Consider how these architectures can be tailored to meet the specific needs of neural network computations and data processing.
Internet of Things (IoT) Devices: Adapt SRL and GDI techniques to low-power IoT devices, which require highly efficient and compact designs due to constraints on battery life and physical space.
High-Performance Computing (HPC): Explore the use of SRL and GDI-based full adders in HPC systems, where speed and efficiency are paramount. Investigate how these designs can enhance the performance of computational units in supercomputers and data centers.
6.4 Integration with Other Low-Power Design Methodologies
Combine SRL and GDI with other low-power design techniques to further enhance efficiency.

Voltage Scaling: Investigate the impact of voltage scaling on SRL and GDI-based full adders. Explore how reducing supply voltage affects power consumption and performance and develop strategies to mitigate any adverse effects.
Power Gating and Dynamic Voltage/Frequency Scaling (DVFS): Integrate power gating and DVFS techniques to optimize the power efficiency of SRL and GDI-based full adders, adapting to varying workload demands and reducing energy consumption during idle periods.
6.5 Advanced Design Tools and Methodologies
Develop and utilize advanced design tools to improve the design and optimization of SRL and GDI-based full adders.

Simulation and Modeling Tools: Enhance simulation tools to accurately model the behavior of SRL and GDI-based full adders under various operating conditions. This includes tools for predicting performance, power consumption, and reliability.
Automated Design Optimization: Implement automated design optimization techniques that leverage machine learning and artificial intelligence to explore and refine full adder designs, identifying optimal configurations for specific applications.
In summary, future directions for SRL and GDI-based full adder architectures involve integrating and adapting these techniques to advanced technologies and emerging applications. By exploring hybrid architectures, scaling to smaller technology nodes, and incorporating additional low-power design methodologies,

researchers and engineers can continue to enhance the efficiency, performance, and applicability of full adders in a wide range of digital systems.

Conclusion

In the pursuit of more efficient and compact digital circuit designs, the exploration of SRL (Shift Register Logic) and GDI (Gate Diffusion Input) techniques has demonstrated significant potential for optimizing full adders. Both SRL and GDI approaches address critical challenges associated with traditional CMOS-based designs, offering notable improvements in area efficiency, power consumption, and speed.

SRL-Based Full Adders:

Advantages: SRL-based designs leverage shift registers to reduce logic gate complexity, resulting in smaller chip area and lower power consumption. This approach is particularly effective in space-constrained applications, providing a balance between efficiency and performance.
Challenges: While SRL designs are compact and power-efficient, they may encounter trade-offs in speed and implementation complexity. Careful design is required to optimize performance and ensure that the advantages outweigh the potential drawbacks.
GDI-Based Full Adders:

Advantages: GDI techniques offer superior area reduction and power efficiency by simplifying transistor configurations. The reduced transistor count and lower propagation delay contribute to high-speed performance, making GDI-based full adders well-suited for high-performance applications.
Challenges: GDI designs may face issues with noise margins and voltage swings, which can impact reliability. Addressing these challenges through careful design and optimization is essential to fully leverage the benefits of GDI techniques.
Comparative Insights:

Area Efficiency: GDI-based full adders generally achieve greater area reduction compared to SRL-based designs, due to their efficient transistor configurations. Both

techniques, however, offer significant improvements over traditional CMOS designs.

Power Consumption: Both SRL and GDI approaches demonstrate reduced power consumption compared to conventional CMOS full adders. GDI designs tend to be more power-efficient due to their lower transistor count.

Speed Performance: GDI-based full adders typically offer faster operation due to reduced gate delays, while SRL-based designs may experience some speed trade-offs due to the shift register's additional stages.

Future Directions: The future of full adder design lies in exploring hybrid architectures that combine SRL and GDI techniques, adapting to advanced technology nodes, and applying these designs to emerging technologies and applications. Ongoing research and development should focus on integrating SRL and GDI with other low-power design methodologies, enhancing design tools, and addressing challenges associated with noise margins and voltage swings.

In conclusion, SRL and GDI represent promising advancements in full adder design, offering substantial benefits in efficiency and performance. By continuing to explore and refine these techniques, researchers and engineers can contribute to the development of more compact, low-power, and high-performance digital systems, meeting the demands of modern and future technologies.

References

1. Tani, K. A. (2021). Visual semiotics in the structure of Kufic calligraphy. *International Journal of Visual and Performing Arts*, *3*(2), 110-116.
2. Yu, H., Khan, M., Wu, H., Zhang, C., Du, X., Chen, R., ... & Sawchuk, A. P. (2022). Inlet and outlet boundary conditions and uncertainty quantification in volumetric lattice boltzmann method for image-based computational hemodynamics. *Fluids*, *7*(1), 30.
3. Iftikhar, Anwaar, Rida Farooq, Muhammad Ali, Mehvish Mumtaz, Ruhma Maqsood, Mubeen Akhtar, Muddasar Wahab, Sadaf Aslam, Mariyam Munir, and Fatima Yaqoob. "Chrysomya rufifacies: Developmental Analysis Over Range of Temperature: Chrysomya rufifacies." *MARKHOR (The Journal of Zoology)* (2023): 39-44.
4. Chaudhary, Arslan Asad. "Asset-Based Vs Deficit-Based Esl Instruction: Effects On Elementary Students Academic Achievement And Classroom Engagement." *Migration Letters* 19, no. S8 (2022): 1763-1774.
5. Remaoun, H., & Bensalah, M. (2006). Image, Mémoire, Histoire. *Les représentations iconographiques en Algérie et au Maghreb. Crasc*.

6. Wu, H., & Du, X. (2022). Envelope method for time-and space-dependent reliability prediction. *ASCE-ASME Journal of Risk and Uncertainty in Engineering Systems, Part B: Mechanical Engineering*, *8*(4), 041201.
7. Upadhyay, R. K., Padalia, R. C., Kumar, D., Tiwari, A. K., Singh, S., Chauhan, A., ... & Chauhan, A. (2022). Optimization of plant geometry for higher economic productivity of Phyllanthus (Phyllanthus amarus L.). *Journal of Pharmaceutical Negative Results*, 1059-1063.
8. Ali, Syed Kashif, Hafiz A. Makeen, Gulrana Khuwaja, Hassan A. Alhazmi, Mukul Sharma, Afraim Koty, Islam Mazahirul et al. "Assessment of the phytochemical profile, antioxidant capacity, and hepatoprotective effect of Andrographis paniculata against CCl4-induced liver dysfunction in Wistar Albino rats." *Medicina* 59, no. 7 (2023): 1260.
9. Jahangir, Ghulam Zahara, Tayyabah Anjum, Naim Rashid, Madeha Sadiq, Rida Farooq, Mubeen Akhtar, Sana Hussain, Anwaar Iftikhar, Muhammad Zafar Saleem, and Rehan Sadiq Shaikh. "Carica papaya Crude Extracts Are an Efficient Source of Environmentally Friendly Biogenic Synthesizers of Silver Nanoparticles." *Sustainability* 15, no. 24 (2023): 16633.
10. Jahangir, Ghulam Zahara, Tayyabah Anjum, Naim Rashid, Madeha Sadiq, Rida Farooq, Mubeen Akhtar, Sana Hussain, Anwaar Iftikhar, Muhammad Zafar Saleem, and Rehan Sadiq Shaikh. "Carica papaya Crude Extracts Are an Efficient Source of Environmentally Friendly Biogenic Synthesizers of Silver Nanoparticles." *Sustainability* 15, no. 24 (2023): 16633.
11. Khokha, Simran, and K. Rahul Reddy. "Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique." *International Journal of VLSI design & Communication Systems (VLSICS) Vol* 7 (2016).
12. Ilah, Abdul, Mazahirul Islam Syed, A. M. Reyad, and Abdul Mujib. "Gibberellic acid and indole-3-butyric acid regulation of maturation and accumulation of storage proteins (56, 34 and 26 KD) in somatic embryos of Santalum album L." *International Journal of Science and Research* 5 (2016): 2263-2268.
13. Reyad, Ahmed Mohamed, Mohamed MA Shahat, and Mazahirul Islam Syed. "The bacteria and the tirhalomethanes in drinking water distribution system in jazan region." *Polish Journal of Environmental Studies* 30, no. 6 (2021): 5711-5722.
14. Rasheed, Amna, Nizwa Itrat, Anum Nazir, Muhammad Umar Zafar, Zain Mushtaq, Huda Ismail, Muhammad Mehmood Tariq, and Anwaar Iftikhar. "Analyzing The Therapeutic Effects Of Sandalwood Powder (Santalum Album) In Management Of Hypercholesterolemic Patients: An Experimental Trail." *Journal of Pharmaceutical Negative Results* (2023): 748-755.

15. Mir, Ahmad Amjad. "Sentiment Analysis of Social Media during Coronavirus and Its Correlation with Indian Stock Market Movements." *Integrated Journal of Science and Technology* 1, no. 8 (2024).
16. Chaudhary, Arslan Asad, Nadia Zaheer Ali, Noyan Maqsood, Aqsa Nasarullah, and Rodolfo Jr F. Calimlim. "Journal of Education and Social Studies." (2024).
17. Chengying, Liu, Wu Hao, Wang Liping, and Z. H. A. N. G. Zhi. "Tool wear state recognition based on LS-SVM with the PSO algorithm." *Journal of Tsinghua University (Science and Technology)* 57, no. 9 (2017): 975-979.
18. Iftikhar, Anwaar, Mehvish Mumtaz, Muhammad Usama Saeed, Nazim Hussain, and Faisal Khan. "Membrane-based hybrid materials for oil/water separation." In *Nanotechnology for Oil-Water Separation*, pp. 177-203. Elsevier, 2024.
19. Wu, H., Xu, Y., Liu, Z., Li, Y., & Wang, P. (2023). Adaptive machine learning with physics-based simulations for mean time to failure prediction of engineering systems. *Reliability Engineering & System Safety*, *240*, 109553.
20. Fatima, Naeem, Mahnoor Ehsan, Mansoor Ali Darazi, Abdul Majeed, and Arslan Asad Chaudhary. "The Role of Feedback in Enhancing Creative Writing Skills in ELT Contexts." *Remittances Review* 9, no. 3 (2024): 350-368.